Physical Design Flow & Methodology Engineer

Quadric Gpnpu Soft Ip Optimization And Integration Specialist

Quadric delivers its GPNPU as soft IP — RTL and implementation collateral — enabling customers to integrate our processor into their own SoCs across a range of process nodes and foundries. You will drive PPA optimization across IP configurations, build the scalable reference flows customers use to evaluate and integrate our IP, and provide hands-on implementation support to customers working toward their tapeouts.

Ppa Optimization & Analysis

Drive PPA analysis and optimization for Quadric GPNPU soft IP across process nodes and hardware configurations — timing, area, leakage, and dynamic power.

Apply low-power techniques (clock gating, multi-Vt, operand isolation) and synthesis/P&R knobs to hit frequency and area targets.

Characterize the IP design space across configurations and build PPA models that support customer evaluations and pre-sales engagements.

Partner with RTL and architecture teams early to quantify tradeoffs and influence design decisions before they become costly to reverse.

Reference Flow Development

Build and maintain a scalable RTL-to-GDS reference flow for Quadric soft IP that customers can use to evaluate, integrate, and close PPA in their own SoC environment.

Ensure the flow is portable across supported process nodes with clear BKMs, SDC templates, floorplan scripts, and integration guidelines.

Develop TCL and Python automation — and leverage AI coding tools such as Claude — to accelerate flow development, reduce manual effort, and improve repeatability.

Qualify EDA tool updates and benchmark QoR impact before rolling into the reference flow.

Customer Integration & Tapeout Support

Act as the primary PD contact for customers integrating Quadric soft IP, guiding them from evaluation through their SoC tapeout.

Help customers adapt the reference flow to their process node, foundry PDK, and internal design environment.

Triage and resolve customer-reported implementation issues — timing, congestion, power, or flow failures — working with internal teams to deliver fixes or updated collateral.

Support FAE and business development with PPA feasibility studies for new customer engagements.

Collaboration & Documentation

Work with architecture, RTL, and software teams to ensure IP deliverables meet customer-facing PPA targets.

Document methodologies, BKMs, and optimization learnings; maintain process node bring-up guidelines to support IP portability.