View All Jobs 165999

ASIC Design Engineer - Cache Controller

Design high-performance cache micro-architectures for advanced mobile SoCs
Santa Clara, California, United States
Senior
$147,400 – 272,100 USD / year
yesterday
Apple

Apple

A multinational technology company known for its consumer electronics, software, and online services, including the iPhone, iPad, and Mac computers.

ASIC Design Engineer - Cache Controller

Santa Clara, California, United States

Apple is building the world's fastest highly parallel mobile processing systems. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. As we increase levels of parallelism, bandwidth and capacity, we are presented with design challenges exacerbated by clients with varying but simultaneous needs such as real-time, low latency, and high-bandwidth. In this role, you will work on crafting special purpose cache and controller which is part and parcel of the SOC memory hierarchy.

Responsibilities

  • Design and develop hardware for cache subsystem in high performance system on a chip (SoC).
  • Develop cache micro-architecture based on architecture guidelines and model analysis.
  • Explore architecture trade-offs in system performance, area, and power consumption.
  • Develop and debug register-transfer level (RTL) design of various sections in the cache subsystem.
  • Work on front-end netlist and area/timing analysis of the cache subsystem.
  • Work with physical design team on the timing closure of the cache subsystem.

Minimum Qualifications

  • 3+ years of full time ASIC design experience in:
  • Memory system development
  • RTL/micro-architecture definition
  • PPA (performance/power/area) analysis
  • B.S. in a relevant field

Preferred Qualifications

  • Cache design background including good understanding of different memory organizations and tradeoffs
  • Experience with multi-processor cache coherence protocols
  • Knowledge of high-performance coherent memory systems or interconnect architectures
  • Knowledge of high-performance DRAM controller
  • M.S. in a relevant field

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $147,400 and $272,100, and your base pay will depend on your skills, qualifications, experience, and location. Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.

+ Show Original Job Post
























ASIC Design Engineer - Cache Controller
Santa Clara, California, United States
$147,400 – 272,100 USD / year
Engineering
About Apple
A multinational technology company known for its consumer electronics, software, and online services, including the iPhone, iPad, and Mac computers.