View All Jobs 153263

Sr. ASIC Design Engineer, Cloud - scale Machine Learning Acceleration Team

Design and implement high-performance ASIC RTL for cloud-scale machine learning accelerators
Cupertino, California, United States
Senior
5 days ago
Amazon

Amazon

A global e-commerce giant offering a vast array of products, cloud services, and digital streaming content.

ASIC Design Engineer

Utility Computing (UC) provides product innovations—from foundational services such as Amazon's Simple Storage Service (S3) and Amazon Elastic Compute Cloud (EC2), to consistently released new product innovations that continue to set AWS's services and features apart in the industry. As a member of the UC organization, you'll support the development and management of Compute, Database, Storage, Internet of Things (IoT), Platform, and Productivity Apps services in AWS, including support for customers who require specialized security solutions for their cloud services.

Annapurna Labs (our organization within AWS UC) designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world.

The Cloud-Scale Machine Learning Acceleration team is looking for an ASIC Design Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs.

Key job responsibilities:

  • Integrate multiple subsystems into top level SOC, ensure correct clock/reset/functional/DFT signal routing
  • As a key member of the ASIC design team, implement and deliver high performance, area and power efficient RTL to achieve design targets and specifications
  • Analyze design, microarchitecture or architecture to make trade-offs based on features, power, performance or area requirements
  • Develop micro-architecture, implement SystemVerilog RTL, and deliver synthesis/timing clean design with constraints
  • Perform lint and clock domain crossing quality checks on the design
  • Work with architects, other designers, verification teams, pre- and post-silicon validation teams, synthesis, timing and back-end teams to accomplish your tasks

You will thrive in this role if you:

  • Are familiar with scripting in Python
  • Are proficient with assertions
  • Have good debug skills to analyze RTL test failures
  • Have a "Learn and Be Curious" mindset

Our team is dedicated to supporting new members. We have a broad mix of experience levels and tenures, and we're building an environment that celebrates knowledge-sharing and mentorship. Our senior members enjoy one-on-one mentoring and thorough, but kind, code reviews. We care about your career growth and strive to assign projects that help our team members develop your engineering expertise so you feel empowered to take on more complex tasks in the future.

+ Show Original Job Post
























Sr. ASIC Design Engineer, Cloud - scale Machine Learning Acceleration Team
Cupertino, California, United States
Engineering
About Amazon
A global e-commerce giant offering a vast array of products, cloud services, and digital streaming content.